Performance Evaluation of Parallel Packet-Processing Architectures Using SystemC-based Modeling and Refinement (Berichte aus der Elektrotechnik)
Vare #: 259399970

Performance Evaluation of Parallel Packet-Processing Architectures Using SystemC-based Modeling and Refinement (Berichte aus der Elektrotechnik)

Vare #: 259399970

DKK 2575

Prisdetaljer

Eksklusive forsendelses- og toldgebyrer ( Forsendelses- og toldgebyrer beregnes ved checkout )

*Alle varer importeres fra TR

På lager
tr Importeret fra Turkey butik

QTY:

Kun 3 varer tilbage på lageret.
Bestil nu og få den omkring Monday, November 09
Vores bedste logistikpartnere
  • fedex
  • dhl
Vis mere
buy now pay later

Køb nu, betal senere

fast shipping

Hurtig
levering

free return

Gratis
returnering*

Sikker emballering

Sikker emballering

100 % originale produkter'

100 % originale produkter'

pci-dss

PCI DSS Compliance

iso certified

ISO 27001 Certified


paypal payment
visa payment
mastercard payment
klarna payment
Note: Step Down Voltage Transformer required for using electronics products of Tyrkiet store (230 V). Recommended power converters Køb nu.

Produktdetaljer

Shop Performance Evaluation of Parallel Packet-Processing Architectures Using SystemC-based Modeling and Refinement (Berichte aus der Elektrotechnik) online at a best price in Danmark. 3832258825
  • Network nodes, such as broadband access components, are facing new design challenges due to recent trends in applications and technologies. Stringent constraints on platform costs, performance, and power dissipation increasingly require novel programmable application-specific multi-processor architectures to be deployed. Early design space exploration is required to build a proper hardware platform. Multiple processing elements and on-chip interconnects need to be integrated. As complexity grows there is a demand to efficiently evaluate the performance of the complete system. Due to the complexity and heterogeneity it is no longer feasible to start with a model at the register-transfer level. Abstractions must be found to allow performance evaluation even in the concept phase of the design flow.A system-level performance evaluation framework is required to explore multi-processor architectures and to quantitatively evaluate different design alternatives. Due to a lack of these frameworks, today’s architectures exhibit overprovisioning of resources instead of configurability in general or reconfigurability at run-time. This leads to systems that are either designed too pessimistically in order to meet all traffic requirements or too optimistically due to inaccurate approximations of resource utilizations caused by non-deterministic real-life workload.Multi-processor architectures can address non-deterministic workload by reconfigurability that can be expressed, e. g., by load balancing. Thereby, workload is distributed among a number of processing resources. Several approaches exist to exploit load balancing of computing resources within a System-on-Chip (SoC). However, complex network nodes consist of several SoCs and their complexity prevents a quantitative evaluation of system-level load balancing at low abstractions.The above issues are concerned with two main contributions that can be summarized as follows:1. A system-level performance evaluation framework, named SystemQ, isintroduced that provides a high abstraction, i. e. performance abstraction. SystemQ is based on queuing theory and implemented using SystemC. It therefore provides modeling at multiple abstractions and enables a refinement path between these abstractions. 2. A disciplined approach to system-level load balancing in systems consisting of several systems-on-chip is motivated. The advantages of this approach are compared quantitatively with SoC-local load balancing by using the SystemQ framework.This thesis reveals how to use the performance evaluation framework in order to efficiently model and simulate load balancing of multi-SoC platforms. The results of this work will eventually influence the design of future SoC platform architectures by means of improved performance and economical deployment of resources. Daha fazla göster
YayıncıShaker
Yayınlanma Tarihi1 Şubat 2007
Baskı1.
Dilİngilizce
ISBN-103832258825
ISBN-13978-3832258825
Boyutlar14.9 x 1.4 x 20.9 cm

Produktbeskrivelse

Performance Evaluation of Parallel Packet-Processing Architectures Using SystemC-based Modeling and Refinement (Berichte aus der Elektrotechnik)

Har du spørgsmål? Chat med os

Kundespørgsmål og svar

  • spørgsmål: Hvordan shopper man Performance Evaluation of Parallel Packet-Processing online fra Ubuy?

    svar: Det er nemt at shoppe Performance Evaluation of Parallel Packet-Processing online fra Ubuy.. Du skal bare søge efter produktet, vælge din forsendelsesmetode, mens du tjekker ud og få det leveret til dit sted.
  • spørgsmål: Er Performance Evaluation of Parallel Packet-Processing tilgængelig til at handle online i Denmark?

    svar: Ja, hos Ubuy Denmark er dette produkt tilgængeligt, så du kan handle til en rimelig pris.. Performance Evaluation of Parallel Packet-Processing er ikke tilgængelig lokalt, men du kan stole på os med vores ekspresforsendelsestjenester.
  • spørgsmål: Hvor lang tid tager det at få produktet efter at have afgivet ordren?

    svar: Leveringstiden for dit bestilte produkt varierer alt efter, hvad du har bestilt, og den forsendelsesmetode, du har valgt.. Den estimerede leveringstid er nævnt under købsprocessen, så vær ubekymret, mens du handler.

İngilizce Baskı Sören Sonntag Format: Kağıt Kapak Editorial Review

Ingen redaktionelle anmeldelser fundet

Kundeanmeldelser & vurderinger

5.0
1 kundebedømmelser
  • 5 stjerne
    100%
  • 4 stjerne
    0%
  • 3 stjerne
    0%
  • 2 stjerne
    0%
  • 1 stjerne
    0%

Anmeld dette produkt

Del dine tanker med andre kunder

Produktets prishistorik

Vigtig information

  • Begrænsninger: For produkter, der forsendes internationalt, bemærk venligst, at eventuel producentgaranti muligvis ikke er gyldig; producentens serviceordninger er muligvis ikke tilgængelige; produktmanualer, instruktioner og sikkerhedsadvarsler er muligvis ikke på destinationslandets sprog; produkterne (og det medfølgende materiale) er muligvis ikke designet i overensstemmelse med destinationslandets standarder, specifikationer og mærkningskrav; og produkterne opfylder muligvis ikke destinationslandets krav til spænding og andre elektriske standarder (hvilket kan kræve brug af en adapter eller transformer, hvis relevant). Modtageren er ansvarlig for at sikre, at produktet lovligt kan importeres til destinationslandet. Ved bestilling hos Ubuy eller dets datterselskaber er modtageren importøren og skal overholde alle love og regler i destinationslandet.
  • Det er ikke alle de produkter som vises på Ubuy som er til salg, idet Ubuy er en global søgemaskine. Produkterne er underlagt eksport-/handelsregler.